



DATE MAILED: 07/31/2003





# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS PO Box 1450 Alexandra, Vignia 22313-1450 www.uspto.gev

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/123,430	07/28/1998	DONALD L. YATES	M4065.073/P0	5528
7590 07/31/2003 THOMAS J D AMICO				
			EXAMINER	
DICKSTEIN SHAPIRO MORIN AND OSHINSKY 2101 L STREET N W		KEBEDE, BROOK		
WASHINGTON, DC 200371526			ART UNIT	PAPER NUMBER
			2823	

Please find below and/or attached an Office communication concerning this application or proceeding.

		18 78 T				
	Application No.	Applicant(s)				
*	09/123,430	YATES, DONALD L.				
Office Action Summary	Examin r	Art Unit				
	Brook Kebede	2823				
Th MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply						
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.  - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.  - If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.  - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.  - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133).  - Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).  Status						
1) Responsive to communication(s) filed on 28 A	April 2003 .					
2a) This action is <b>FINAL</b> . 2b) ⊠ Thi	is action is non-final.					
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.  Disposition of Claims						
4) Claim(s) 1,6,7,9-18,20-27,44,52,58 and 61-77 is/are pending in the application.						
4a) Of the above claim(s) is/are withdrawn from consideration.						
5) Claim(s) <u>23,52,58,65 and 72</u> is/are allowed.						
6)⊠ Claim(s) <u>6,7,9-18,20,22,24-27,44,61-64,66-71 and 73-77</u> is/are rejected.						
7) Claim(s) is/are objected to.						
8) Claim(s) are subject to restriction and/or election requirement.						
Application Papers						
9) The specification is objected to by the Examiner.						
10) The drawing(s) filed on is/are: a) accepted or b) objected to by the Examiner.						
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
11) ☐ The proposed drawing correction filed on is: a) ☐ approved b) ☐ disapproved by the Examiner.						
If approved, corrected drawings are required in reply to this Office action.						
12) The oath or declaration is objected to by the Examiner.						
Priority under 35 U.S.C. §§ 119 and 120						
13) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).						
a) All b) Some * c) None of:						
<ol> <li>Certified copies of the priority documents have been received.</li> </ol>						
2. Certified copies of the priority documents have been received in Application No						
<ul> <li>3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).</li> <li>* See the attached detailed Office action for a list of the certified copies not received.</li> </ul>						
14) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. § 119(e) (to a provisional application).						
a) The translation of the foreign language provisional application has been received.  15) Acknowledgment is made of a claim for domestic priority under 35 U.S.C. §§ 120 and/or 121.						
Attachment(s)						
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449) Paper No(s)	5) Notice of Informal F	(PTO-413) Paper No(s) Patent Application (PTO-152)				
S. Patent and Trademark Office	· <del>-</del>					



Art Unit: 2823

#### **DETAILED ACTION**

# Response to Amendment

1. The amendment filed on April 28, 2003 is objected to under 35 U.S.C. 132 because it introduces new matter into the disclosure. 35 U.S.C. 132 states that no amendment shall introduce new matter into the disclosure of the invention. The added material which is not supported by the original disclosure is as follows:

Claim 7 recites the limitation "said etching fluid controlled within said processing apparatus" in line 10. Since the specification does not provide support for controlling of the etching fluid within the processing apparatus as originally filed, the recited limitation introduces a new matter which was not supported by the specification. Applicant is required to cancel the new matter in the reply to this Office Action.

## Allowable Subject Matter

2. The indicated allowability of claims 66 and 73 is withdrawn in view of the newly discovered reference(s) to Kamikawa et al. (US/6,131,588). Rejections based on the newly cited reference(s) follow.

## Claim Rejections - 35 USC § 112

- 3. The following is a quotation of the first paragraph of 35 U.S.C. 112:
  - The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.
- 4. Claims 7, 9, and 13 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the written description requirement. The claim(s) contains subject matter which was not described in the specification in such a way as to reasonably convey to one skilled in the relevant



art that the inventor(s), at the time the application was filed, had possession of the claimed invention.

Claim 7 recites the limitation "said etching fluid controlled within said processing apparatus" in line 10. Since the specification does not provide support for controlling of the etching fluid within the processing apparatus as originally filed, the recited limitation introduces a new matter which was not supported by the specification. Therefore, the claimed subject matter is not described in the specification in such a way as to reasonably convey to one skilled in the relevant art that the inventor(s), at the time the application was filed, had possession of the claimed invention.

Claims 9 and 13 are also rejected as being dependent of the rejected independent base claim.

## Claim Rejections - 35 USC § 102

5. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 6. Claims 1, 6, 7, 9, 14, 17, 18, 20, 24, 26, 44, 61, 68, 75, 76 and 77 are rejected under 35 U.S.C. 102(b) as being anticipated by Nishizawa et al., (USPAT/5,275,184).



Art Unit: 2823

Re claim 1, Nishizawa et al. disclose a method for removing surface contaminants from air/liquid interface of a semiconductor processing bath (i.e., an etching bath) for processing semiconductor wafers the method comprising: processing wafers in a bath of semiconductor processing fluid contained within a processing apparatus; and reducing an overall volume of semiconductor processing fluid contained in the processing apparatus by rapidly displacing an upper portion semiconductor processing fluid present in the bath while the wafers remain immersed in a lower portion of the semiconductor processing fluid in the processing apparatus to remove the surface contaminants from the air/liquid interface (see Fig. 2 and Col. 2, lines 62-67 through Col. 5, lines 1-27 and see abstract).

Re claim 6, as applied to claim 1 above, Nishizawa et al. disclose all the claimed limitations including the limitation wherein the contaminants include silica (see Fig. 2).

Re claim 7, Nishizawa et al. disclose a method for reducing the contamination on a semiconductor wafer from wet etching bath comprising: processing the semiconductor wafer in the wet etching bath containing and etching fluid; subsequently rapidly reducing a volume of the etching bath contained within a processing apparatus by removing a substantial portion of an upper portion of the etching fluid from the processing apparatus to reduce the overall volume of etching fluid in the processing apparatus and remove surface contaminants form an air/liquid interface of the wet etching bath while retaining the semiconductor wafer in a lower portion of the etching fluid controlled within the processing apparatus; and subsequently removing of the wafer from the bath (see Fig. 2 and related text in Col. 2, lines 62-67 through Col. 5, lines 1-27; Col. 20, lines 7-14).

Re claim 9, as applied to claim 7 above, Nishizawa et al. disclose all the claimed limitations including the limitation wherein the upper portion of the etching fluid is removed by



Art Unit: 2823

draining a top portion of the etching fluid from wet etching bath (see Fig. 2 and related text in Col. 7, lines 2-14).


Re claim 14, Nishizawa et al. disclose a method for removing contaminants from an air/liquid interface of a semiconductor processing bath (i.e., an etching bath) for processing semiconductor wafers the method comprising: rapidly removing an upper portion of a semiconductor processing fluid present in the bath while the wafers are in the bath by rapidly removing a wafer boat containing the semiconductor wafer from the bath to remove the surface contaminants from air/liquid interface (see Fig. 2).

Re claim 17, Nishizawa et al. disclose a method for etching a semiconductor wafer, said method comprising: placing an aqueous hydrofluoric acid etching fluid into a wet etching vessel; immersing said semiconductor wafer in said etching fluid; contacting said semiconductor wafer with said etching fluid for a predetermined time; reducing a volume of said etching fluid in which said wafers are immersed by rapidly removing a portion of said etching fluid from the upper surface of said etching fluid to reduce an overall volume of fluid contained in said wet etching vessel while keeping said semiconductor wafer immersed in a remaining portion of said etching fluid; and removing said semiconductor wafer from said etching fluid(see Fig. 2, and related text in Col. 2, lines 62-67 through Col. 5, lines 1-27; Col. 20, lines 7-14; Col. 11, lines 18-20).

Re claim 18 as applied to claim 17 above, Nishizawa et al. disclose all the claimed limitations including the limitation wherein the semiconductor is a silicon wafer (see abstract)

Re claim 20, as applied to claim 17 above, Nishizawa et al. disclose all the claimed limitations including the limitation wherein the etching fluid is removed from an upper surface of





the wet etching vessel by draining of the top portion of the etching fluid from the wet etching vessel (see Fig. 2 and related text in Col. 7, lines 2-14).

Re claim 24, Nishizawa et al. disclose a method for etching a semiconductor wafer the method comprising: placing and etching fluid into a wet etching vessel; placing the semiconductor fluid into wet etching fluid; contacting the semiconductor wafer with the etching fluid for period or time; rapidly removing a portion of the etching fluid from the upper surface of wet etching vessel by rapidly removing a wafer boat containing the semiconductor wafers from the wet etching vessel (see Fig. 2).

Re claim 26, as applied to claim 17 above, Nishizawa et al. disclose all the claimed limitations including the limitation wherein the etching fluid is removed from the upper surface of the wet etching vessel by physically removing a top portion of the etching fluid from the wet etching bath (see Fig. 2).

Re claim 44, Nishizawa et al. disclose a method for reducing the contaminants on a silicon wafer during a wet etching process, said method comprising: immersing a wafer boat suspended on a lifting arm in an etching vessel having an aqueous hydrofluoric acid solution therein for a sufficient time to etch said silicon wafer; and rapidly removing said wafer boat from said etching vessel to remove surface contaminants residing; on the upper surface of said aqueous hydrofluoric acid solution by an upward movement of said arm, thereby causing an upper portion of said aqueous hydrofluoric acid solution to spill out of said vessel to reduce the amount of said aqueous hydrofluoric acid solution in said etching vessel(see Fig. 2, and related text in Col. 2, lines 62-67 through Col. 5, lines 1-27; Col. 20, lines 7-14; Col. 11, lines 18-20).

Re claim 61, Nishizawa et al. disclose a method for removing surface contaminants from an air/liquid interface of a semiconductor processing bath for processing semiconductor wafers,



Art Unit: 2823

said method comprising: reducing a volume of said semiconductor processing bath contained within a processing apparatus by rapidly removing an upper portion of a semiconductor processing fluid present in said 13ttIt processing apparatus, while said wafers are in a remaining lower portion of said bath, to permit flow of said upper portion of said processing fluid out of said processing apparatus to reduce an overall volume of fluid contained within said processing apparatus and thereby break eddy currents holding said surface contaminants at said air/liquid interface (see Fig. 2).

Re claim 68, Nishizawa et al. disclose a method for removing surface contaminants from an air/liquid interface of a semiconductor processing bath for processing semiconductor wafers, said method comprising: reducing a volume of said semiconductor processing bath in a processing vessel by rapidly removing an upper portion of a semiconductor processing fluid present in said bath processing vessel, while said wafers are in a remaining lower portion of said semiconductor processing fl id in said bath, to reduce an overall volume of fluid in said processing vessel and to permit flow of said upper portion of said processing fluid and thereby break surface tension forces holding; said surface contaminants at said air/liquid interface. (see Fig. 2).

Re claim 75, Nishizawa et al. disclose a method for reducing the contamination on a semiconductor wafer from a wet etching bath comprising: processing said semiconductor wafer in said wet etching bath containing an etching fluid; subsequently reducing a volume of etching fluid in said wet etching bath and breaking eddy currents of said wet etching bath by rapidly removing an upper portion of said etching fluid from a processing vessel containing said wet etching bath to reduce an overall volume of fluid contained within said processing vessel, said act of breaking said eddy currents further releasing surface contaminants which are formed at an



Art Unit: 2823

air/liquid interface of said wet etching bath and held at said air/liquid interface by said eddy currents; and subsequently removing said semiconductor wafer from said wet etching bath. (see Fig. 2).


Re claim 76, Nishizawa et al. disclose a method for reducing the contamination on a semiconductor wafer from a wet etching bath comprising: processing said semiconductor wafer in said wet etching bath containing an etching fluid; subsequently reducing a volume of said wet etching fluid and breaking surface tension forces of said wet etching bath by rapidly removing an upper portion of said etching fluid from processing, vessel containing said wet etching bath and reduce an overall volume of fluid contained within said processing v, said act of breaking said surface tension forces further releasing surface contaminants which are formed at an air/liquid interface of said wet etching bath and held at said air/liquid interface by said eddy currents; and subsequently removing said semiconductor wafer from said wet etching bath (see Fig. 2).

Re claim 77, Nishizawa et al. disclose a method for reducing the contamination on a semiconductor wafer, said method comprising: processing said semiconductor wafer in a static etching bath containing an etching fluid; and reducing a volume of said etching fluid by rapidly removing an upper portion of said etching fluid from a container holding said static etching bath to reduce an overall volume of fluid contained within said container while said semiconductor wafer is in a remaining portion of said static etching bath (see Fig. 2).

7. Claims 11 and 21 are rejected under 35 U.S.C. 102(b) as being anticipated by Olesen et al. (US/5,656,097).

Re claim 11, Olesen et al. disclose a method for removing surface contaminants from an air/liquid interface of a semiconductor processing etching bath for processing semiconductor wafers, said method comprising reducing a volume of said semiconductor processing bath





contained within a processing apparatus by rapidly removing from said processing apparatus an upper portion of a semiconductor processing fluid present in said bath to rapidly reduce an overall volume of processing fluid contained within said processing apparatus, while said wafers are in said bath, by opening a valve in said bath to remove said surface contaminants from said air/liquid interface (see Fig. 1; and Col. 2, line 60 – Col. 23, line 39).

Re claim 21, Olesen et al. disclose a method for etching a semiconductor wafer, said method comprising: placing an etching fluid into a wet etching vessel; placing said semiconductor wafer in said etching fluid; contacting said semiconductor wafer with said etching fluid for a predetermined time; and reducing a volume of said etching fluid by rapidly removing a portion of said etching fluid from the upper surface of said wet etching vessel by opening a valve to reduce rapidly an overall volume of fluid in said wet etching vessel while said semiconductor wafer remains in a lower portion of said etching fluid (see Fig. 1; and Col. 2, line 60 – Col. 23, line 39).

8. Claims 66 and 73 are rejected under 35 U.S.C. 102(e) as being anticipated by Kamikawa et al. (US/6,131,588).

Re claim 66, Kamikawa disclose a method for removing surface contaminants from an air/liquid interface of a semiconductor processing bath for processing semiconductor wafers, said method comprising: rapidly removing an upper portion of a semiconductor processing fluid present in said bath by rapidly removing a wafer boat containing said wafers from said bath, while said wafers are in said bath., to permit flow of said upper portion of said processing fluid and thereby break eddy currents holding said surface contaminants at said air/liquid interface (see Figs. 1-30)





Re claim 73, Kamikawa disclose a method for removing surface contaminants from an air/liquid interface of a semiconductor processing bath for processing semiconductor wafers, said method comprising: rapidly removing an upper portion of a semiconductor processing fluid present in said bath by rapidly removing a wafer boat containing said wafers from said bath, while said wafers are in said bath, to permit flow of said upper portion of said processing fluid and thereby break surface tension forces holding said surface contaminants at said air/liquid interface (see Figs. 1-30).

# Claim Rejections - 35 USC § 103

- 9. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 10. Claims 10, 27, 62, and 69 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nishizawa et al., USPAT/5,275,184 in view of Itoh et al., USPAT/5,795,401.

Re claim 10, Nishizawa et al. teach all the limitation in the claimed limitations, as applied in claim 7, except the use of paddle to remove the fluid from the top portion of the etching process bath.

Itoh et al. disclose the use of back paddle to jet (remove) out the wash fluid during process of cleaning of semiconductor substrate (see related text in Col. 10, lines 18-48).

Therefore, it would have been obvious to one ordinary skill in the art at the time of applicant's claimed invention was made to have provided Nishizawa et al. reference with paddle





Art Unit: 2823

as taught by Itoh et al. because the use of paddle would have provided removing of contaminants from the top of the wafer etching bath.

Re claim 27, Nishizawa et al. teach all the limitation in the claimed invention, as applied in claim 26, except the use of paddle to remove the fluid from the top portion of the etching process bath.

Itoh et al. disclose the use of back paddle to jet (remove) out the wash fluid during process of cleaning of semiconductor substrate (see related text in Col. 10, lines 18-48).

Therefore, it would have been obvious to one ordinary skill in the art at the time of applicant's claimed invention was made to have provided Nishizawa et al. reference with paddle as taught by Itoh et al. because the use of paddle would have provided removing of contaminants from the top of the wafer etching bath.

Re claim 62, as applied to claim 61 above, Nishizawa et al. teach all the limitation in the claimed limitations except the use of paddle to remove the fluid from the top portion of the etching process bath.

Itoh et al. disclose the use of back paddle to jet (remove) out the wash fluid during process of cleaning of semiconductor substrate (see related text in Col. 10, lines 18-48).

Therefore, it would have been obvious to one ordinary skill in the art at the time of applicant's claimed invention was made to have provided Nishizawa et al. reference with paddle as taught by Itoh et al. because the use of paddle would have provided removing of contaminants from the top of the wafer etching bath.

Re claim 69, as applied to claim 68 above, Nishizawa et al. teach all the limitation in the claimed limitations except the use of paddle to remove the fluid from the top portion of the etching process bath.





Art Unit: 2823

Itoh et al. disclose the use of back paddle to jet (remove) out the wash fluid during process of cleaning of semiconductor substrate (see related text in Col. 10, lines 18-48).

Therefore, it would have been obvious to one ordinary skill in the art at the time of applicant's claimed invention was made to have provided Nishizawa et al. reference with paddle as taught by Itoh et al. because the use of paddle would have provided removing of contaminants from the top of the wafer etching bath.

11. Claims 63 and 70 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nishizawa et al. (USPAT/5,275,184) in view Mohindra et al. (USPAT/5,958,146).

Re claim 63, as applied to claim 61 above, Nishizawa et al. disclose all the claimed limitations except the use of valve.

Mohindra et al. disclose the use of valve to remove during cleaning (etching) process of the semiconductor wafer (see related text in Col. 3, lines 56-60).

Therefore, it would have been obvious to one ordinary skill in the art at the time of applicant's claimed invention was made to have provided Nishizawa et al. reference with a valve as taught by Mohindra et al. because the use of valve would have provided removing of contaminants from the top of the wafer etching bath when the valve opens by mechanical means.

Re claim 70, as applied to claim 68 above, Nishizawa et al. disclose all the claimed limitations except the use of valve.

Mohindra et al. disclose the use of valve to remove during cleaning (etching) process of the semiconductor wafer (see related text in Col. 3, lines 56-60).

Therefore, it would have been obvious to one ordinary skill in the art at the time of applicant's claimed invention was made to have provided Nishizawa et al. reference with a valve



Art Unit: 2823

as taught by Mohindra et al. because the use of valve would have provided removing of contaminants from the top of the wafer etching bath when the valve opens by mechanical means.

12. Claims 12, 15, 22, 25, 64, 67, 71 and 74 are rejected under 35 U.S.C. 103(a) as being unpatentable over Nishizawa et al. (USPAT/5,275,184) in view of Hayami et al. (USPAT/5,474,616).

Re claim 12, Nishizawa et al. disclose a method of removing contaminants from a semiconductor processing cleaning bath for processing semiconductor wafers the method comprising: reducing a volume of fluid in the semiconductor processing cleaning bath by rapidly removing form a processing apparatus an upper portion of a semiconductor processing fluid present in the bath, while the wafers are in the bath (see Fig. 2). However, Nishizawa et al. do not disclose removing a portion of the etching fluid from upper surface of the etching bath, by hingedly releasing a door located at an upper portion of the bath.

Hayami et al. disclose removing a portion of the etching fluid from upper surface of the etching bath, by hingedly releasing a door located at an upper portion of the bath to rapidly reduce an overall volume of processing fluid contained within the processing apparatus (see Fig. 41 and 42).

Therefore, it would have been obvious to one ordinary skill in the art at the time of applicant's claimed invention was made to have provided Nishizawa et al. reference with a hingedly released door as taught by Hayami et al. because the use of the door would have provided removing of contaminants from the top of the wafer etching bath when the door opened.

Re claim 15, Nishizawa et al. disclose a method of removing contaminants from a semiconductor processing cleaning bath for processing semiconductor wafers the method





comprising: rapidly removing an upper portion of a semiconductor processing fluid present in the bath, while the wafers are in the bath from processing apparatus (see Fig. 2). However, Nishizawa et al. do not disclose removing a portion of the etching fluid from upper surface of the etching bath, by telescopically collapsing sidewalls of the vessel containing the bath.

Hayami et al. disclose removing a portion of the etching fluid from upper surface of the etching bath, by telescopically collapsing sidewalls of the vessel containing the bath to rapidly reduce an overall volume of processing fluid in the processing apparatus. (see Fig. 41 and 42).

Therefore, it would have been obvious to one ordinary skill in the art at the time of applicant's claimed invention was made to have provided Nishizawa et al. reference with a hingedly released door as taught by Hayami et al. because the use of telescopically collapsing sidewalls would have provided removing of contaminants from the top of the wafer etching bath when the sidewall folded.

Re claim 22, Nishizawa et al. disclose a method for etching a semiconductor wafer the method comprising: placing and etching fluid into a wet etching vessel; placing the semiconductor fluid into wet etching fluid; contacting the semiconductor wafer with the etching fluid for period or time; rapidly removing a portion of the etching fluid from the upper surface of wet etching vessel while keeping the semiconductor wafer immersed in the etching fluid (see Fig. 2, and related text in Col. 2, lines 62-67 through Col. 5, lines 1-27; Col. 20, lines 7-14). However, Nishizawa et al. do not disclose removing a portion of the etching fluid from upper surface of the etching bath, by hingedly releasing a door located at an upper portion of the bath.

Hayami et al. disclose removing a portion of the etching fluid from upper surface of the etching bath, by hingedly releasing a door located at an upper portion of the bath (see Fig. 41 and 42).



Art Unit: 2823

Therefore, it would have been obvious to one ordinary skill in the art at the time of applicant's claimed invention was made to have provided Nishizawa et al. reference with a hingedly released door as taught by Hayami et al. because the use of the door would have provided removing of contaminants from the top of the wafer etching bath when the door opened.

Re claim 25, Nishizawa et al. disclose a method for etching a semiconductor wafer the method comprising: placing an etching fluid (i.e., an aqueous HF solution) into a wet etching vessel; placing the semiconductor fluid into wet etching fluid; contacting the semiconductor wafer with the etching fluid for period or time; and reducing a fluid-containing volume of the wet etching vessel so as to rapidly displace a portion of the etching fluid from the upper surface of wet etching vessel at a non-constant velocity while keeping the semiconductor wafer immersed in the etching fluid (see Fig. 2, and related text in Col. 2, lines 62-67 through Col. 5, lines 1-27; Col. 20, lines 7-14). However, Nishizawa et al. do not disclose removing a portion of the etching fluid from upper surface of the etching bath, by telescopically collapsing sidewalls of the vessel containing the bath.

Hayami et al. disclose removing a portion of the etching fluid from upper surface of the etching bath, by telescopically collapsing sidewalls of the vessel containing the bath.

(see Fig. 41 and 42).

Therefore, it would have been obvious to one ordinary skill in the art at the time of applicant's claimed invention was made to have provided Nishizawa et al. reference with a hingedly released door as taught by Hayami et al. because the use of telescopically collapsing sidewalls would have provided removing of contaminants from the top of the wafer etching bath when the sidewall folded.



Art Unit: 2823

Re claim 64, as applied to claim 61 above, Nishizawa et al. disclose all the claimed limitation. However, Nishizawa et al. do not disclose removing a portion of the etching fluid from upper surface of the etching bath, by hingedly releasing a door located at an upper portion of the bath.

Hayami et al. disclose removing a portion of the etching fluid from upper surface of the etching bath, by hingedly releasing a door located at an upper portion of the bath (see Fig. 41 and 42).

Therefore, it would have been obvious to one ordinary skill in the art at the time of applicant's claimed invention was made to have provided Nishizawa et al. reference with a hingedly released door as taught by Hayami et al. because the use of the door would have provided removing of contaminants from the top of the wafer etching bath when the door opened.

Re claim 67, as applied to claim 61 above, Nishizawa et al. disclose all the claimed limitations. However, Nishizawa et al. do not disclose removing a portion of the etching fluid from upper surface of the etching bath, by telescopically collapsing sidewalls of the vessel containing the bath.

Hayami et al. disclose removing a portion of the etching fluid from upper surface of the etching bath, by telescopically collapsing sidewalls of the vessel containing the bath.

(see Fig. 41 and 42).

Therefore, it would have been obvious to one ordinary skill in the art at the time of applicant's claimed invention was made to have provided Nishizawa et al. reference with a hingedly released door as taught by Hayami et al. because the use of telescopically collapsing



Art Unit: 2823

sidewalls would have provided removing of contaminants from the top of the wafer etching bath when the sidewall folded.

Re claim 71, as applied to claim 68 above, Nishizawa et al. disclose all the claimed limitation. However, Nishizawa et al. do not disclose removing a portion of the etching fluid from upper surface of the etching bath, by hingedly releasing a door located at an upper portion of the bath.

Hayami et al. disclose removing a portion of the etching fluid from upper surface of the etching bath, by hingedly releasing a door located at an upper portion of the bath (see Fig. 41 and 42).

Therefore, it would have been obvious to one ordinary skill in the art at the time of applicant's claimed invention was made to have provided Nishizawa et al. reference with a hingedly released door as taught by Hayami et al. because the use of the door would have provided removing of contaminants from the top of the wafer etching bath when the door opened.

Re claim 74, as applied to claim 68 above, Nishizawa et al. disclose all the claimed limitations. However, Nishizawa et al. do not disclose removing a portion of the etching fluid from upper surface of the etching bath, by telescopically collapsing sidewalls of the vessel containing the bath.

Hayami et al. disclose removing a portion of the etching fluid from upper surface of the etching bath, by telescopically collapsing sidewalls of the vessel containing the bath. (see Fig. 41 and 42).

Therefore, it would have been obvious to one ordinary skill in the art at the time of applicant's claimed invention was made to have provided Nishizawa et al. reference with a



Art Unit: 2823

hingedly released door as taught by Hayami et al. because the use of telescopically collapsing sidewalls would have provided removing of contaminants from the top of the wafer etching bath when the sidewall folded.

### Allowable Subject Matter

- 13. Claims 23, 52, 58, 65, and 72 are allowed over prior art of record.
- 14. Claim13 objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.
- 15. Claim13 would be allowable if rewritten to overcome the rejection(s) under 35 U.S.C. 112, first paragraph, set forth in this Office action and to include all of the limitations of the base claim and any intervening claims.

#### Response to Arguments

16. Applicant's arguments with respect to claims 1,6, 7, 9-15, 17, 18, 20-22, 24-27, 44, 61-64, 66-71, and 73-77 have been considered but are moot in view of the new ground(s) of rejection

## Conclusion

# 17. THIS ACTION IS MADE NON-FINAL.

### Correspondence

18. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Brook Kebede whose telephone number is (703) 306-4511. The examiner can normally be reached on 8-5 Monday to Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Olik Chaudhuri can be reached on (703) 306-2794. The fax phone numbers for the

Application/Control Number: 09/123,430 Page 19

Art Unit: 2823

organization where this application or proceeding is assigned are (703) 308-7722 for regular communications and (703) 308-7722 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-0956.

Brook Kebede

July 13, 2003

WILLIAM DAVID COLEMAN Princip Exeminar